Single-wall carbon nanotube ͑SWNT͒ is an ideal candidate for future nanoelectronics because of its small diameter, high current-carrying capability, and high conductance in a one-dimensional nanoscale channel. The carbon nanotube ͑CNT͒ field effect transistor ͑FET͒ and several related logic gates have been fabricated by using semiconducting-type CNTs ͑Refs. 1-3͒ as the building block, and the CNT-FET shows superior electrical properties over the conventional silicon metal-oxide-semiconductor field effect transistor ͑MOSFET͒. Although these CNT-FETs feature a small channel width, the gate length is usually larger than 100 nm which is limited by the lithography process. 3 Previously, our group manufactured n-type ͑Refs. 4-6͒ and p-type CNT-FETs without resorting to any additional and complex annealing process ͑Table I͒. In this study, a complementary CNT-gated CNT-FET ͑CG-CNT-FET͒ structure is proposed and demonstrated. Without relying on electron-beam lithography, the gate length and the gate width of CNT-FET are easily shrunk to 20-50 nm or less. This is achieved by using two perpendicularly crossed SWNT bundles as the interchangeable channel and gate. The new CG-CNT-FET shows either n-or p-type FET characteristics, depending on whether the bottom CNT bundle ͑CNT1͒ or the top CNT bundle ͑CNT2͒ is used as the channel, with the other CNT bundle acting as the gate. After interchanging the roles of the gate and the channel, the upsidedown device still shows good FET characteristics. Detailed operation principles will be explained next.
The key fabrication process of the dual-functionality CG-CNT-FET is as follows: Briefly, a 600 nm SiO 2 field oxide layer was first grown by wet oxidation at 985°C on 4 in. p-type silicon wafer. Then, a 100 nm Ti layer was deposited by radio-frequency ͑rf͒ sputtering, and subsequently patterned and etched to serve as the source/drain metal pads in the upright mode ͑and as the gate metal pads in the upsidedown mode͒. The width of the source/drain metal pads is 1 m, and the spacing between source and drain pads is 2 m, as shown in Fig. 1͑a͒ . Afterward, the bottom SWNT bundle ͑CNT1͒ was coated to serve as the channel in the upright mode ͑and as the gate in the upsidedown mode͒. Then, a 100 nm Si 3 N 4 was deposited by plasma-enhanced chemical vapor deposition ͑PECVD͒ at 390°C to serve as the gate insulator. Next, a second 100 nm Ti layer was deposited by rf sputtering, and subsequently patterned by lithography and dry etching to serve as the gate metal pads in the upright mode ͑and as the source/drain metal pads in the upsidedown mode͒. Afterwards, the top SWNT bundle ͑CNT2͒ was coated. It is worth noting that CNT2 was laid perpendicularly crossing the first CNT1 bundle to serve as the gate in the upright mode ͑and as the channel in the upsidedown mode͒. This is followed by a 100 nm SiO 2 deposition by PECVD at 400°C to serve as the passivation layer. Contact holes to the gate and source/drain metal pads were subsequently etched in a MERIE dry etcher. Wafers could then follow a standard back-end processing to completion. A commercial HP-4155A was applied to measure I ds -V ds and I ds -V g transfer curves of the CNT-FETs. The top view and cross section of the completed device are shown in Figs. 1͑a͒ and 1͑b͒, respectively. By controlling the process, the bottom CNT1 bundle behaves as an n-type semiconductor, while the top CNT2 bundle behaves as p-type semiconductor. [4] [5] [6] Scanning electron microscopy ͑SEM͒ image of the CNTgated CNT-FET is shown in Fig. 2 . It can be seen that the two CNT bundles, which serve as the gate and the channel interchangeably, are placed on each side of the gate insulator. Note that the two CNT bundles are perpendicularly crossed so as to form a FET structure at the intersection. The diameter of each CNT bundle is around 20 to 50 nm. A bias voltage, which is applied to the top CNT2 bundle, modulates the bottom CNT1 bundle at the intersection. The effective gate length is only 20-50 nm. I ds -V ds characteristics of the a͒ CNT-gated CNT-FET is shown in Fig. 3 , respectively. The drain current of the CNT-FET with silicon nitride as the gate insulator increases with the gate voltage, and shows typical n-channel FET characteristics. The on/off current ratio is ϳ1000. By interchanging the roles of the channel and the gate, i.e., the conducting channel now becomes the gate ͑i.e., the bottom CNT1 bundle becomes the gate͒, while the gate becomes the new channel ͑i.e., the top CNT2 now becomes the channel͒, the upsidedown device also shows FET characteristics, as shown in Fig. 4 , albeit with the complementary conduction type ͑i.e., p type͒. This is because of the close proximity between CNT2 bundle and the oxide passivation layer ͑Table I͒.
From the above results, we found that both the bottom and top CNT bundles in the structure can act as the channel and the gate interchangeably. This behavior is unique and differs from traditional Si-based devices. It opens up a new possibility and flexibility in circuit design. For example, the signal is usually routed from one MOSFETs' drain electrode ͑i.e., output͒ to the next stages' gate electrode ͑i.e., input͒ in Si-based MOSFET circuits. It would require a via and a metal line to connect the two MOSFETs. In contrast, in the new dual-functionality CG CNT-FET structure, one CNT can act as the conduction channel of the first FET and the gate electrode of the next one simultaneously. No interconnection metal is thus needed. In addition to the small gate length and the dual-functionality CNT, the new CNT-FET also offers both n-and p-type characteristics, lending itself readily to complementary-type circuit implementation, i.e., the CNT conducting channel is changed from n type ͑i.e., CNT1, as described previously͒ to the p type ͑i.e., CNT2͒. It is worth noting that the conduction-type of CNT can be tailored by the passivation layer in close contact with the CNT ͑Table I͒, as the passivation layer greatly affects the oxygen desorption/reabsorption of the nearby SWNTs, which in turn set the conduction type.
By using plasma-enhanced ͑PE͒ nitride as the gate dielectric layer on top of CNT1, the process temperature of the deposition would be high enough ͑390°C͒ to simultaneously remove the oxygen atoms from the CNT1 and CNT1/metal interface in the PECVD deposition chamber. So, we can achieve n-type CNT1 channel without extra processing steps. [4] [5] [6] For CNT2 as the channel, we adopted PECVD oxide as the passivation layer in this work. The process temperature was around 400°C. Even though this temperature was high enough to desorb oxygen from CNT2, a few oxygen atoms could be driven back to CNT2 during PECVD TEOS oxide process. 7, 8 So CNT2 depicts p-type semiconducting characteristics. This is because when the oxygen atoms are reabsorbed during the PECVD oxide process, the Fermi level in CNT2 moves away from the conduction band, and becomes closer to the valence band. So, by applying a negative bias to CNT1 as the gate electrode, the hole can tunnel through the energy barrier efficiently in CNT2 channel. Similarly, we could selectively create p-type CNT-FETs ͑actually, depletion-mode p-type CNT-FET, as shown in Fig. 4͒ , by using CNT2 as the channel and CNT1 as the gate. Both n-and p-type devices are crucial for complementary metal-oxide-semiconductor ͑CMOS͒ circuits as well as certain circuit applications, such as detectors, i.e., a p-channel CNT-FET sensor is required for negative charge enzyme system. 9 In the proposed CG-CNT-FET structure, the current-voltage ͑I-V͒ characteristics of each device can be turned by the nearby passivation layer. With the small gate length of CG-CNT-FET, it appears to be promising for future ultrahigh sensitive sensors.
In conventional ultralarge-scale integrated technology, all devices in a chip, or more precisely the whole wafer, are all predetermined early in the process flow. In contrast, for the proposed CG CNT-FET, the type of conduction of each individual CNT-FET in a wafer can be individually controlled much later in the process flow by metal routing. This is because CNT1 and CNT2 can be tuned to different conduction-type by the different passivation layers ͑Table I͒. It thus opens up the possibility and flexibility in future CMOS circuit design and fabrication.
In conclusion, a dual-functionality complementary CG CNT-FET is proposed in this study. This CNT-FET has sub-50 nm or smaller feature size without using electron-beam lithography and sub-100 nm etching technology. Two separate CNT bundles are deposited to serve the dual roles of gate and channel of the FET simultaneously. The conduction type of each device is individually determined by selecting CNT1 or CNT2 as the channel, with the other CNT serving as the gate. While the conduction type of CNT1 and CNT2 can be set to be of the complementary type by choosing different passivation layers in close proximity with each CNT bundle. The diameter of CNT bundle could shrink further by improving the CNT purification process, a FET of the SWNT with 1 -2 nm gate length can be expected. This unique dual functionality offers the flexibility in the design of future complementary CNT logic circuits. 
